### X-501-1P SUBSTITUTE SPECIFICATION

X-501-1P PATENT

1	CI	ıA	I	M	S

2 What is claimed is:

3

- 4 1. A DC canceler circuit comprising:
- a. a canceler input terminal adapted to receive a
   series of data input samples x(n);
- b. a canceler output terminal adapted to provide a
   series of data output samples y(n);
- 9 c. a feedback path having:
- i. a feedback-path input terminal connected to
   the canceler output terminal;
- ii. a feedback-path output terminal connected to the canceler input terminal; and
- iii. a sigma-delta modulator having a sigma-delta
  input terminal connected to the feedback-path
  input terminal and a sigma-delta output
  terminal connected to the feedback-path
  output terminal.

19

20 2. The canceler circuit of claim 1, further comprising a 21 subtractor having a first subtractor input node 22 connected to the canceler input terminal and a second 23 subtractor input node connected to the sigma-delta 24 output terminal.

25

26 3. The canceler circuit of claim 1, further comprising a
27 unit delay element having a delay-element input
28 terminal connected to the feedback path input terminal
29 and a delay-element output terminal connected to the
30 sigma-delta input terminal.

#### X-501-1P PATENT

### SUBSTITUTE SPECIFICATION

The canceler circuit of claim 3, further comprising an 1 2 adder having a first adder input terminal connected to the delay-element output terminal, a second adder input 3 4 terminal connected to the feedback path input terminal, and an adder output terminal connected to the delay-5 6 element input terminal. 7 The canceler circuit of claim 4, wherein the adder 8 5. 9 connects to the feedback path input terminal via a 10 multiplier. 11 A receiver comprising: 12 6. a processing chip configured to include; 13 a. i. a data input port; 14 15 ii. a data output port; iii. sigma-delta modulator connected to the data 16 input port and having a control-signal output 17 port; and 18 a feedback path connected between the control-19 b. signal output port and the data input port. 20 21 The receiver of claim 6, wherein the feedback path 22 23 includes: an analog component having a filter input 24 a. terminal; and 25 an analog filter connected between the control-26 b. signal output port and the filter input terminal. 27 28

The receiver of claim 7, wherein the analog component 29 8. includes an automatic gain control circuit. 30

X-501-1P PATENT

## SUBSTITUTE SPECIFICATION

9. The receiver of claim 7, wherein the analog component
 includes a voltage-controlled oscillator.

3

4 10. The receiver of claim 6, wherein the processing chip is programmable logic device.

6

7 11. The receiver of claim 10, wherein the programmable logic device is a field programmable gate array.

9

- 10 12. A sigma-delta loop having a tunable center frequency,
- 11 the loop comprising:
- 12 a. a data input terminal adapted to receive data
- 13 x(n);
- b. a tunable all-pass network having an all-pass
- 15 network input terminal connected to the data input
- terminal and an all-pass network output terminal;
- 17 c. a global feedback network connected between the
- 18 all-pass network output terminal and the all-pass
- 19 network input terminal; and
- d. a local feedback network connected between the
- 21 all-pass network output terminal and the all-pass
- 22 network input terminal.

23

- 24 13. The sigma-delta loop of claim 12, further comprising a
- second tunable all-pass network having a second all-
- 26 pass network input terminal, connected to the first-
- 27 mentioned all-pass network output terminal, and a
- 28 second all-pass network output terminal.

- 30 14. The sigma-delta loop of claim 12, wherein the global
- 31 feedback network comprises:
- a. a first co-efficient multiplier connected between

31

32

PATENT

SUBSTITUTE SPECIFICATION the first-mentioned all-pass network output 1 2 terminal and the first-mentioned all-pass network input terminal; and 3 a second co-efficient multiplier connected between 4 b. the second all-pass network output terminal and 5 6 the first-mentioned all-pass network input 7 terminal. 8 The sigma-delta loop of claim 14, further comprising a 9 15. quantizer having a quantizer input terminal connected 10 to the global feedback network and a quantizer output 11 terminal connected to the first-mentioned all-pass 12 network input terminal. 13 14 A tunable sigma-delta loop comprising: 15 16. a data input terminal adapted to receive data 16 a. 17 x(n); a first subtractor having a first input terminal, 18 b. a second input terminal, and an output terminal; 19 a second subtractor having a first input terminal 20 c. connected to the output terminal of the first 21 subtractor, a second input terminal, and an output 22 23 terminal; a first adder having a first input terminal d. 24 connected to the output terminal of the second 25 adder, a second input terminal, and an output 26 27 terminal; a tunable all-pass network having an all-pass 28 e. network input terminal connected to the output 29 terminal of the first adder and an all-pass 30 network output terminal connected to the second

input terminal of the first adder;

X-501-1P PATENT

- f. a local feedback network having a local-feedback
  input terminal connected to the all-pass network
  output terminal and a local-feedback output
  terminal connected to the second input terminal of
  the of the second subtractor;
  - g. a global feedback network having a global-feedback input terminal connected to the all-pass network output terminal and a global-feedback output terminal; and
  - h. a quantizer having a quantizer input terminal connected to the global-feedback output terminal and a quantizer output terminal connected to the second input terminal of the first subtractor.

14

21

22

23

24

25

26

27

28

29

6

7

8

9

10

11

12

- 15 17. The loop of claim 16, further comprising:
- a. a second adder having a first adder input terminal connected to the first-mentioned all-pass network output terminal, a second adder input terminal, and an adder output terminal connected to the local-feedback input terminal;
  - b. a second tunable all-pass network having an allpass network input terminal connected to the output terminal of the second adder and a all-pass network output terminal connected to the second input terminal of the second adder;
  - c. a second global feedback network having a globalfeedback input terminal connected to the all-pass network output terminal of the second all-bass network and a global-feedback output terminal;
- d. a third adder having a first input terminal
   connected to the global-feedback output terminal
   of the first-mentioned global feedback network, a

X-501-1P PATENT

# SUBSTITUTE SPECIFICATION

1	second input terminal connected to the global-
2	feedback output terminal of the second global
3	feedback network, and an output terminal connected
4	to the quantizer input terminal.
5	